Introduction
Multimedia and signal processing embedded systems access large amounts of data, abstracted as multi-dimensional arrays, inside multilevel nested-loop. Such software include audio, video, image processing, encryption-decryption and network software, among others. Optimization of the memory access, therefore, forms an important step in the power-reduction and performance-enhancement of such applications [3] .
Scratch-pad memory (SPM), a relatively small (2-4 KB) onchip data-memory, is becoming popular these days. Being a memory without any control hardware, it operates at a much lower cost compared to the cache.
In the cache, decisions such as which data-set should continue to reside in the cache, and which ones must be evicted to make room for new ones, are made by the hardware. On the other hand, data-movement to and from the SPM happens under program control. This implies that the compiler or the software developer must identify which arrays, and which section therein, should be mapped to the SPM at any point.
Today, in the industry, this optimization is largely done manually. This makes it difficult to keep track of global trade-offs, and requires significant effort for exploration and verification.
In the past, investigation has been done [8] [6] of techniques for SPM-management of arrays indexed using affine functions of the loop-iterators. We identify this type of array-access as direct-indexing. Direct-indexing is also sometimes referred to as regular-access in the current literature. Many multimedia codes, however, also index arrays using other arrays. Current techniques map these indirectly-indexed arrays either, as a whole [12] onto the SPM or, reject it altogether if it does not fit completely in the SPM. Not incorporating the flexibility of moving only the relevant parts of the indirectly-indexed multidimensional-arrays onto the SPM, implies a sub-optimal solution. The space in the SPM is limited and one array occupies it at the expense of others.
In this paper, we identify, for indirectly-indexed arrays, the critical portions that need to be on the SPM at different instances of time. We propose a new framework for representing indirectly-indexed arrays. This framework builds upon the existing ones [7] [14] for directly-indexed arrays, by an important extension. Using a cost-model, we perform a trade-off exploration between the size of the array that must be moved to the SPM, and the resulting benefit from any increased reuse of that data. The right loop level, for a multilevel loop, at which the transfer-code should be inserted is analyzed to maximize reuse. To our best knowledge, this is the first work that investigates dynamic-management of SPM for arrays that are indirectly-indexed.
Motivating Examples
for( i = 0 ; i < N ; i++) for( j = 0; j < M ; j++ ) for( k = 0 ; k < 16 ; k++ ) for( l = 0 ; l < 16 ; l++ )
The code above is from QSDPCM [13] , an inter-frame image compression algorithm. In the code, three arrays -'x', 'y', and 'image' -are referenced. These three, therefore, form potential candidates for mapping to the SPM. Arrays 'x' and 'y' (motion-vectors) are relatively small in size (N*M). So they can be migrated completely to the SPM. Also, since they are indexed in a regular manner (only via iterators), we know precisely, at compile-time, the row-number of each of them that would be accessed for a given value of 'i'. Therefore, it is also possible to map only a single row of 'x' and 'y', for a given value of 'i'. As the computation moves to the next value of 'i', the next row of 'x' and 'y' can be moved to the SPM, overwriting the previous one. This is one way of mapping regularly accessed arrays using data-space tiling [8] .
Next, consider the mapping of 'image' to the SPM. Since it is indirectly-indexed, current techniques would try to map it as a whole. But that may not be always possible (e.g. a 256 × 256 image would need 64KB of SPM). Observe that for a given value of 'i' and 'j', the 16×16 block in the 'image' that is accessed is actually precisely known at (and only at) run-time. Therefore, one possible mapping of 'image' to SPM is by copying the 16 × 16 block inside the loop of 'i' and 'j', as shown in the code below: [l];} In the above code, the symbol dest <-src means that the specified set of elements are moved from the external memory (src) to the SPM (dest). This can be done efficiently using a DMA (Direct-Memory Access) controller. Fig. 1 (left-side) shows pictorially this selection process. The SPM-mapping of 'image', as described so far, exploits only spatial reuse. In practice, however, the values that the elements of 'x' hold, is much smaller than the dimensions of 'image'. This information enables our algorithm to do a much better mapping, with potentially high temporal reuse. Assume that the range of values in 'x' is limited to [L, U ]. Fig. 1 (right-side) shows for a given 'i', the region of 'image' that should be mapped to the SPM. All access to 'image' for that value of 'i' would, therefore, always result in hit to the SPM. Temporal reuse resulting from overlapping blocks are then well exploited. for( k = 0 ; k < 16 ; k++ ) for( l = 0 ; l < 16 ; l++ ) ( Exactly which elements are reused may not be known at compile-time. However, even without that precise information, in many cases, as in the above examples, it is often clear at compile-time, itself, that reuse exists. This is often sufficient to enable a good SPM-mapping.
Related Work
Techniques for improving the performance of hierarchal memories in the case of regular (directly-indexed) array access have been deeply studied. Over a decade ago, Utpal Banerjee [2] showed that unimodular matrices could be used to represent loop transformations, such as interchange, skewing and reversal, in a mathematically elegant form. Wolf and Lam have shown that using unimodular matrices simplifies datadependence checks [14] when a nested-loop undergoes a series of loop-transformations, each instrumented as a unimodular transformation. Lam and others use loop-transformations to take advantage of any data-reuse. That is, loop structure is changed so that all the consumption of the same data is moved closer in time. Though proposed with cache-based system in mind, temporal locality enhancement is a fundamental step in improving code for any hierarchical memory structure, including scratch-pad based systems.
In addition to changing the loop-structure, which affects all arrays inside the loop sometimes in a conflicting way, several researchers, in the recent past, have focused on applying data transformations to improve spatial locality for the cache [7] [11]. Kandemir proposed an efficient compiler-based technique for mapping applications to the scratch-pad [8] . His technique, however, applies only to arrays with regular access.
The Chaos Group has studied partitioning and reorganization of data at run-time [4] , in order to balance computational load across processors. They introduce the concept of inspector-executor. The inspector first analyzes the pattern of access, and then the executor changes the loop-structure (computation) and layout to exploit the reuse. The analysis, grouping and loop transformations are all performed at runtime. Using this technique, problems such as ocean simulation, n-body problem and molecular dynamics [5] can be optimized. This technique, however, requires expensive run-time processing to isolate temporal and spatial locality. Run-time analysis is unavoidable in some cases. But based on our observation that multimedia codes, even those with irregular access, can be quite well analyzed at compile time for locality, we take a different approach in this paper. A more thorough analysis is possible in our case, because it is performed at compile-time and not at run-time.
Irregularity over an Iterator
In this section, we describe the concept of regularity and irregularity of an array over an iterator. We use this concept, later, to optimize the SPM-mapping of indirectly-indexed arrays. Our context is a nested-loop represented by an iteration vector, I, which contains the loop iterators from the outermost position to the innermost. The arrays are accessed inside the body of the loop-nest. Each array may contain other arrays in its index expression, in addition to the iterators and constants. We use Example 3 below to explain our representation. .
Definition (Indirectly-Indexed Array) 1: An array is defined as indirectly-indexed if its index expression contains one or more arrays. Otherwise, it is termed as directly-indexed.
, the arrays C and D are directly-indexed, while array B is indirectly-indexed. In the current literature [7] , a directly-indexed array such as C[k][k+ 1], is represented as:
We extend this representation to incorporate indirect-indexing. We consider an m-dimensional array X, with reference X , as composed of three components:
• S X : an m × 1 vector of array elements that indirectlyindex X. Each element of S X is an affine function of such arrays.
• R X I: represents the iterators involved in the directindexing of X. For an m-dimensional array in an n-level nested-loop, R will be an m × n matrix. We now give the generic representation for any directly or indirectly-indexed access. Consider an m-dimensional array X, referenced as X , inside an n-level loop-nest. In the p th dimension of X, the q th indirectly-indexing array is denoted as U p,q . For example:
The reference of U p,q is denoted as Up,q . A generic reference is, therefore, represented as:
To keep it simple, we have omitted coefficients for U p,q .
Definition (Irregular over an Iterator in a Dimension) 2:
An m-dimensional array with reference X is defined as "irregular in the p th dimension, over iterator i", if at least one of the two hold:
1) for some q, i appears in the index expression of U p,q 2) for some q, U p,q is irregular over i in at least one of its dimensions. For example, array C, with reference
It is regular over {k} in the second dimension. Technique for computing the regular and irregular sets is given in the Appendix.
Identifying and Exploiting Locality
Here, we describe an algorithm for SPM mapping of indirectly and directly indexed arrays, using the concept of regular and irregular sets developed in the previous section.
A. The Cost Model

Consider a loop-nest with
T . Suppose the iterator i k assumes the values 1, 2 · · · , I k . An array X referenced inside the body of such a loop-nest will be accessed I 1 × I 2 × . . . × I n times. We have two scenarios:
• Array X not mapped to SPM: In this case, the access is always directly to the external-memory. If m E is the cost per access for a word in the external memory, then
• Array X mapped to SPM: In this case, T otal Cost = T ransf er Cost + Access Cost. T ransf er Cost is the cost of all the transfers of X to the SPM. Access Cost is the cost of all the access to X on the SPM. T ransf er Cost: Suppose the transfers to SPM, of the relevant portion of array X, is done at loop-level k, i.e. inner to loop-nest
Therefore, there will be in total I 1 × I 2 ×· · ·×I k number of transfers. We model each of those transfers as composed of N number of sub-transfers. For each sub-transfer, the DMA is programmed to move Q contiguous elements to the SPM from the external memory. A DMA-transfer incurs a fixed startup cost, C, and a cost that is proportional to number of elements, , that are transfered [8] , i.e. DM A transf er cost = C + t. Therefore, each sub-transfer has a cost C + Qt. And so, T ransf er Cost = (C + Qt) × N × I 1 × I 2 × · · · × I k . Access Cost: Let m S be the cost per access for a word in the SPM. Thus: Access Cost = I 1 ×I 2 ×· · ·×I n ×m S .
B. Search-Space Exploration
1) Illustrating Example:
We explain our algorithm, firstly, with an example. Fig. 3 (left-column) shows a four-level nested-loop with
T . In this loop, array
We can choose to do transfers of A, to the SPM, at five possible points. For instance, we could make a copy just before the start of loop i 4 . That point is labeled as migration-point m 4 in the figure. At the point m 4 , i 1 , i 2 and i 3 each have a fixed value, temporary albeit. Starting at row B[i 2 ] + i 3 and column C[i 1 ] + 2, the next four locations in that row can be copied to the SPM. These five locations, therefore, form a copy-candidate. The SPM-Mapping (third) column in Fig. 3 shows how much of the SPM gets filled with that copy. The number of times this transfer would happen equals the number If we next try to do the copying at migration-point m 2 , we must copy the entire 100 rows for the column C[i 1 ] + 2 to column C[i 1 ]+6 (inclusive). The transfer will have to be done only 50 times. As pictorially illustrated in the Fig. 3 , with a slight increase in copy size we get an enormous reduction in the number of transfers ( from 250, down to 50).
That leaves us with two additional migration points: m 1 , where we attempt to copy the entire array, but it is not possible because of limited SPM size; and m 5 , where it is cheaper to access the external memory directly.
For each of the migration-points above, we can compute the T ransf er Cost. We chose the point that has the least cost. Note that Access Cost is independent of the migration-point.
2) Search-Space Exploration Algorithm: Consider a nestedloop with
T . In our algorithm, we will need to describe subsets of the iterators. The set of all iterators is denoted as I = {i 1 , i 2 , · · · , i n }. We define I k , subset of I, as {i k , i k+1 , · · · , i n }; e.g.
The m-dimensional, indirectly-indexed, array X is accessed inside the loop-nest I described above. The size of
where each E p is a linear expression of iterators and indirectly-indexing arrays (U p,q ). That is, X =
We refer to U p,q 's as the indirectly-indexing arrays at the firstlevel. The iterators over which X is regular (irregular) in the p th dimension is represented as α p (β p ).
The n-level input loop-nest has n! possible permutations. In practice, n is usually small (less than 7). For each permutation, σ, we do the following. Starting from the innermost loop (i n ), we traverse to the outermost loop (i 1 ), computing the T ransf er Cost for each migration-point. The migration point m k is located inner to the loop of iterator i k−1 but outer to loop of i k (e.g. see Fig. 3 ). Note that, during the execution, each time the program reaches the point m k , the iterators in the set I − I k have a fixed valid value.
Our main data-structure for the algorithm is config. It has three components: 1. An array called range, 2. A number k which specifies the migration-point m k , and 3. The T ransf er Cost for the migration-point m k . The element range[p] contains the lower and upper limits of the p th dimension that must be transferred. As seen in Algorithm 1, the search-space is traversed via two loops. The outer loop, k = n . . . 1, is over the migration-points, starting from m n (inner-most) and moving up to m 1 . The second loop, p = 1 . . . m, is over the dimensions of the array X. For a given m k , and a particular dimension p, our focus is to: find the range of the p th dimension of X that must be transferred to the SPM, assuming that the migration-point has been fixed as m k .
We, first of all, check if any of the iterators in I k are present in the irregular set (β p ). Recall that iterators in β p are those used to indirectly index X in the p th dimension. Also, iterators in the set I k are those not having a definite fixed value at m k . They cover a range. Therefore, if any iterator in I k is also present in β p , we cannot know the exact locations in p th dimension of X that would be accessed. Therefore, if I k ∩ β p = φ (φ is the null-set), we copy the entire range (0 . . . D p − 1) to the SPM (see Algo. 1).
If I k ∩ β p = φ, then we check the regular set, α p , which represents iterators generating regular access in the indexexpression E p . Iterators in I − I k have a fixed value at m k . Therefore, the free-iterators in E p -those representing not one particular value at m k , but a range -is the set α p ∩ I k . These iterators in E p are analyzed to determine the range of the p th dimension of X that should be transferred to the SPM. We use the Omega Library to do symbolic range computation [9] . If I k ∩ α p = φ, then only a single point in this dimension is to be transferred.
For each m k , a conf ig k is generated. It contains the range information and associated T ransf er Cost. If the sizes in range amount to more than the allocated SPM-size, the cost is set to infinity (not shown in Algo. 1). We choose the optimal config as one with the minimum cost. This is compared with the No SPM-Mapping, i.e. direct access from external memory.
The data-layout of X should be changed so that the dimension that has the largest range is the fastest changing dimension [7] . This data-layout will result in the least number of DMA-transfers. In other words, based on the dimensions of the hyper-cuboid that must be transferred, the layout must be such that the longest edge is stored contiguous in memory. Now we consider the case when the range of values assumed by the elements of (at least some) indirectly-indexing arrays Algorithm 1 Scratch-Pad Mapping Technique.
function Find conf ig opt for a given permutation σ for k = n . . . are provided to the algorithm. In real embedded application, this is usually possible because, even for data-dependent parameters, the designers typically apply some bounds. With that information, in Algo. 1, for the case I k ∩β p = φ, we do not automatically extend the range to full-length (0 . . . D P − 1). Instead, arrays, such as U p,1 , U p,2 , . . ., which indirectly index X at the first-level in the p th dimension, are treated as variables that can assume any value in the specified range. Also, iterators in E p belonging to the set I k ∩ α p , i.e. those iterators whose value is not fixed at m k , are also treated as variables. Treating the rest of the iterators in E p as constants, the total range is computed. Note: only those indirectlyindexing arrays that are regular or irregular, in any dimension, over the set I k , are treated as variables with a range. The rest of the first-level arrays are to be treated as constants, because they will compute to a fixed value at the point m k .
Experiments and Results
We have implemented our algorithm on top of an in-house optimizing compiler framework. For these experiments we ran our algorithm with the following parameters: C (constant factor in DMA-Transfer)= 15, t (cost per element, for the transfer) = 1, m E (cost for data in external memory) = 5, and m S (cost for data in SPM) = 1. These are typical values also used by other researchers [8] .
We evaluated the resulting codes on an ARM (Advanced Risc Machine) Simulator. The simulator contains an ARM processor with a 4KB on-chip scratch-pad and a 4KB twoway associative data-cache. A DMA is available to transfer data between SPM and external memory. All components have an incorporated timing and power models. We present performance results on four realistic applications kernels, with relatively large code and many data arrays: • PEGWIT: A Public-Key Encryption algorithm from Media-Bench [10] .
• QSDPCM (Quad-Tree Structured Difference Pulse Code Modulation) which is an inter-frame compression technique for video images [13] .
• Cavity-Detector: A medical imaging algorithm.
• AC-3 Encoder: 5.1 channel audio compression algorithm (also known as Dolby-Digital) [1] . The bit-allocation part has several two level array-indexing. For each application, Fig. 4 has a group of three columns. The first col. shows the execution time for the original program. No SPM mapping (Non-Opt) was done but the arrays were accessed through the cache. The second col. shows the execution-time when all the arrays with only regular access (directly-indexed) were mapped to the SPM, in the best possible way (Opt-Reg). Arrays not mapped to the SPM were put in the cacheable-section of the external memory. The third col. shows the execution time when both regularly and irregularly accessed arrays were allowed to be mapped to the SPM, using our technique (Opt-Irreg). Fig. 5 , similarly, shows the energy values. Clearly, banishing large, indirectly-indexed, arrays from the SPM can result in significant penalties.
Conclusion
Arrays indexed through both iterators and other arrays, occur commonly in many programs. In this paper, we showed, using several examples, that the access pattern of many indirectly-indexed arrays can be quite well analyzed at compile-time for spatial and temporal locality. The analysis was used to efficiently map such arrays to the SPM. We see our main contribution as extending the current framework, and providing an unambigious compiler-based technique for handling irregular arrays access.
Generating Irregular and Regular Sets
For a reference X = S X + R X I + o X , in a loop-nest with iterators I = {i 1 , i 2 , · · · , i n }, we define some operators:
Operator θ 1 , when applied to a m×n matrix, R X , returns a m×1
T , such that: d p = {i k | i k ∈ I ∧ r p,k = 0 ∧ r p,k ∈ R X } Therefore, each component of θ 1 (R X ) is a subset of I . For a vector a = [a 1 a 2 . . . a m ] T , where each element a i is a subset of I, we define a = ∪ k a k . That is, a forms a set union of all the iterators present in a. 
  
Finally: Θ( X ) = θ 2 ( S X ) ∪ θ 1 (R X ). The reference X , of m-dimensional array X, is with respect to its p th dimension:
• Regular over the set of iterators in p th row of θ 1 (R X ).
• Irregular over the set of iterators in the p th row of the columnvector θ 2 ( S X ).
• Independent over the iterators which do not appear in the above two.
